Bitte verwenden Sie diesen Link, um diese Publikation zu zitieren, oder auf sie als Internetquelle zu verweisen: https://hdl.handle.net/10419/330538 
Erscheinungsjahr: 
2025
Quellenangabe: 
[Journal:] Operations Research Forum [ISSN:] 2662-2556 [Volume:] 6 [Issue:] 3 [Article No.:] 109 [Publisher:] Springer International Publishing [Place:] Cham [Year:] 2025
Verlag: 
Springer International Publishing, Cham
Zusammenfassung: 
Semiconductor manufacturing is an essential area of modern industry. Its yield is influenced by a wide variety of different factors, among them machining precision as well as scheduling and processing concerns. To minimize the amount of faulty products, the semiconductors are examined at several steps in the manufacturing process. This paper presents the wafer covering problem, an optimization problem that arises during the multi-site electrical wafer test. Foundational research in this area is minimal, which this paper aims to amend. Mathematical definitions are introduced for the underlying decision problem. An objective function is presented to minimize probe mark damage and increase manufacturing yield while considering test efficiency as well. The problem is analyzed and references to similar problems in the literature are drawn. It is shown that even the decision version is NP-complete, using a reduction from the well-known set covering problem. The paper concludes by presenting a suite of practically relevant test problems for use in further research. Optimal solutions for many of these test instances are calculated using a constraint satisfaction solver.
Schlagwörter: 
Operations research
Set covering
Electrical wafer testing
Multi-site wafer probing
NP completeness
Constraint satisfaction programming
Persistent Identifier der Erstveröffentlichung: 
Creative-Commons-Lizenz: 
cc-by Logo
Dokumentart: 
Article
Dokumentversion: 
Published Version

Datei(en):
Datei
Größe





Publikationen in EconStor sind urheberrechtlich geschützt.