

Falehi, Ali Darvish; Rafiee, Mansour

Article

Maximum efficiency of wind energy using novel Dynamic Voltage Restorer for DFIG based Wind Turbine

Energy Reports

Provided in Cooperation with:

Elsevier

Suggested Citation: Falehi, Ali Darvish; Rafiee, Mansour (2018) : Maximum efficiency of wind energy using novel Dynamic Voltage Restorer for DFIG based Wind Turbine, Energy Reports, ISSN 2352-4847, Elsevier, Amsterdam, Vol. 4, pp. 308-322, <https://doi.org/10.1016/j.egyr.2018.01.006>

This Version is available at:

<https://hdl.handle.net/10419/187901>

Standard-Nutzungsbedingungen:

Die Dokumente auf EconStor dürfen zu eigenen wissenschaftlichen Zwecken und zum Privatgebrauch gespeichert und kopiert werden.

Sie dürfen die Dokumente nicht für öffentliche oder kommerzielle Zwecke vervielfältigen, öffentlich ausstellen, öffentlich zugänglich machen, vertreiben oder anderweitig nutzen.

Sofern die Verfasser die Dokumente unter Open-Content-Lizenzen (insbesondere CC-Lizenzen) zur Verfügung gestellt haben sollten, gelten abweichend von diesen Nutzungsbedingungen die in der dort genannten Lizenz gewährten Nutzungsrechte.

Terms of use:

Documents in EconStor may be saved and copied for your personal and scholarly purposes.

You are not to copy documents for public or commercial purposes, to exhibit the documents publicly, to make them publicly available on the internet, or to distribute or otherwise use the documents in public.

If the documents have been made available under an Open Content Licence (especially Creative Commons Licences), you may exercise further usage rights as specified in the indicated licence.



<https://creativecommons.org/licenses/by-nc-nd/4.0/>



Research paper

Maximum efficiency of wind energy using novel Dynamic Voltage Restorer for DFIG based Wind Turbine

Ali Darvish Falehi^{*}, Mansour Rafiee

Department of Electrical Engineering, Shahid Beheshti University, Tehran, Iran



ARTICLE INFO

Article history:

Received 16 July 2017

Received in revised form 28 January 2018

Accepted 28 January 2018

Keywords:

Wind energy

Wind Turbine

Optimal control

Dynamic Voltage Restorer

Doubly Fed Induction Generator

ABSTRACT

Fault-tolerable capability of Doubly Fed Induction Generator (DFIG) against disturbance occurrence is recognized as Fault Ride-Through (FRT). With quick and accurate compensation potentiality of Dynamic Voltage Restorer (DVR) to retrieve the nominal PCC voltage, DFIG can safely follow its normal operation in the power system. Multi-Level Inverter (MLI) as the main part of DVR with unique responsibility of synthesizing the staircase sinusoidal voltage ascertains the performance and flexibility of DVR. In this paper a novel asymmetrical MLI structure based on Level Creator and H-bridge inverter is indwelt in DVR in order to providing the high quality voltage. To more augment the efficiency of DVR in dealing with FRT issue, it has been equipped with Brain Emotional Learning Based Intelligent Controller (BELBIC) based on Multi Objective Bees Algorithm (MOBA). So-called AMLI-BELBIC based DVR has been thoroughly appraised under different balanced and unbalanced voltage sags and swells so that FRT capability of DFIG to be appeared. To sum up, the relevant analytical expression along with the simulation results has transparently corroborated the performance of AMLI-BELBIC based DVR aimed to augment the FRT capability of DFIG.

© 2018 Published by Elsevier Ltd. This is an open access article under the CC BY-NC-ND license (<http://creativecommons.org/licenses/by-nc-nd/4.0/>).

1. Introduction

Due to great dependency of world commercial management on the fossil fuels and environmental affects, the considerable asiduity on eminent capacity of Renewable Energy Resources (RER) has been ever more extending. In accordance with the multifarious energy markets, Wind Turbine (WT) has turned to be as the predominant RER technology that has been commonly applied in the islanded power systems (Zeng et al., 2013; Lund and Munster, 2006). Between all kinds of WT technologies, the variable speed WTs outfitted by doubly fed induction generators (DFIGs) have been extensively applied in wind power generation with respect to their benefits such as: cost-effectiveness, power flow controllability and flexibility (Muller et al., 2002; Tazil et al., 2010). The most prominent challenge concern to DFIG is following its normal operation i.e., DFIG FRT capability in the times of disturbance occurrence. That is to say, any balanced and unbalanced voltage sag or swell induces the serious fluctuations in currents of stator and rotor, and accordingly damage the DFIG electrical system (Mwasilu et al., 2012; Zhong et al., 2012).

Many different appliances based on power electronics e.g. Crowbars, DC-link choppers, Fault Current Limiters (FCLs), Series

Dynamic Resistor (SDR) and Flexible Alternative Current Transmission Systems (FACTSs) have been applied as yet, so that DFIG FRT capability to be augmented. All these protection appliances expect FACTS devices have merely undertaken the alleviation of the current fluctuations of rotor and stator via untying up the RSC circuit as well as restricting the DC-link voltage in disturbance duration (Vidal et al., 2013; Pannell et al., 2010). Hence, the reactive power is attracted from the networks with the result of severe voltage drop, as a consequence, the gearbox and shaft of DFIG would be under severe stress (Ibrahim et al., 2011).

Provided using FACTS devices, not only the PCC voltage of affected network is compensated, but also no protection device is required to be indwelt in the interior circuit of DFIG systems (Wessels et al., 2011). DVR as high effective custom power or D-FACTS is here introduced to compensate the disturbed PCC voltage aimed to augment the FRT capability of DFIG. The major cost-price percentage of DVR is related to the three-phase voltage synthesizer. More number of embedded switches in MLI structure provides a staircase sinusoidal voltage with high-levels, i.e., high quality voltage (Barakati et al., 2008). The first MLI topology was introduced by Nabae et al. (1981). More requests have been thenceforth received by industrial companies that scientific scholars have responded to them by introducing pertinent MLI topologies (Rodriguez et al., 2002, 2007; Franquelo et al., 2008).

^{*} Corresponding author.

E-mail address: a_darvishfalehi@sbu.ac.ir (A.D. Falehi).

Nomenclature

DFIG	Doubly Fed Induction Generator
DVR	Dynamic Voltage Restorer
FRT	Fault Ride-Through
MOBA	Multi Objective Bees Algorithm
PCC	Point of Common Coupling
AMLI	Asymmetrical Multi-Level Inverter
FO	Fractional Order
WT	Wind Turbine
RER	Renewable Energy Resource
THD	Total Harmonic Distortion
PWM	Pulse Width Modulation
PIV	Peak Inverse Voltage
SPL	Switching Power Losses
EMI	Electro-Magnetic Interference
MOBA	Multi Objective Bees Algorithm
NDS	Non-Dominated Sorting
HVDC	High Voltage Direct Current
FACTS	Flexible AC Transmission Systems
UPS	Uninterruptible Power Supply
PV	Photovoltaic
CHB	Cascaded H-Bridge
NPC	Neutral Point Clamped
FC	Flying Capacitor
FLC	Fuzzy Logic Control
ANFIS	Adaptive Neuro-Fuzzy Inference Systems
SMC	Sliding Mode Control
BELBIC	Brain Emotional Learning Based Intelligent Controller
PD	Phase Dissipation
POD	Phase Opposition Dissipation
APOD	Alternative Phase Opposition Dissipation
ST	Saw Tooth
PSC	Phase Shifted Carrier

Low switching losses, PIV , dV/dt and EMI are the strongpoints of MLI structures that let them to be occupied in higher voltage-levels (Meynard et al., 2002; Du et al., 2009; Sano and Fujita, 2008; Song et al., 2009). As a general, MLIs are classified into three categories viz. CHB, NPC, FC. Substantial drawback of these kinds of MLIs is incorporation a number of components e.g. switches, capacitors, diodes and suchlike aimed at providing a staircase sinusoidal voltage with high-levels. Up to now, several MLI structures with reduced switch numbers have been emerged to enhance the voltage quality with respect to low switch numbers (Adam et al., 2011; Liu et al., 2013; Yongdong et al., 2010). High number of switches will follow such these repercussions: complexity of circuit along with its pertinent control approach, growth of structure's cost-price, reduction of reliability, and maintenance of structure. In this regard, it would be practically impressive that the number of switches to be reduced that aimed to this subject several innovative and improved MLIs with reduced switches are introduced so that their relevant problems to be solved (Banaei and Salary, 2011b; Banaei et al., 2007; Banaei and Salary, 2011a). As to the performed attempts in this regard, a new MLI is suggested in this paper so that not only the number of switches to be reduced, but also a staircase sinusoidal voltage with high level to be attained. The proposed asymmetrical MLI is constructed based on Level Creator and H-bridge inverter that the values of sub-MLIs DC sources have followed up special exponential form to create positive levels, then, the zero and negative levels have been created by H-bridge inverter. The configuration of the suggested AMLI enable it to provide a high level staircase sinusoidal voltage with low switch number as compared to other popular and innovative

AMLI structures. Following that, it is indwelt in DVR in order to providing the high quality voltage.

To control the three-phase voltage synthesizer part, an effectual and robust controller must be brought in service of DVR control system so that a required voltage with high quality to be injected. In recent decades, several popular and innovative controllers e.g. PID, FLC, ANFIS, SMC, H_∞ and the same have been utilized in different scientific applications in related to FACTS devices (Liu et al., 2016; Khuntia and Panda, 2013; Truong and Ngo, 2015). Brain Emotional Learning Based Intelligent Controller (BELBIC) is a recent effectual and robust approach based on a computational model of human brain emotional learning. Due to several advantages of BELBIC e.g. exoteric configuration, free model, high flexibility and the like, it has been successfully utilized in several scientific researches (Soreshjani et al., 2015a; Khalghani et al., 2016; Sadeghieha et al., 2012; Bijami et al., 2011). As for the particular characteristics of BELBIC, it is here considered that to be brought in service of DVR control system. Due to multi-objective nature of under-study problem, an efficacious multi objective optimization has been simultaneously implemented aimed at providing the optimal AMLI-BELBIC based DVR. Thus, exceptional performance of MOBA had created a stimulus to utilize it in order to solve the optimization problem.


So-called AMLI-BELBIC based DVR is indwelt in series of transmission line to augment the FRT capability of DFIG via compensating balanced and unbalanced voltage sags and voltage swells. As a result, DFIG can follow its normal operation as demanded in its grid code. To verify and validate the robustness of suggested DVR, it has been scrutinized under different fault types. Eventually, the relevant analytical expression along with the simulation results has transparently corroborated the performance of AMLI-BELBIC based DVR aimed to augment the FRT capability of DFIG. Other sections are here organized. Section 2: FRT problem of DFIG. Section 3: analysis, operation and comparison of the suggested multilevel inverter. Section 4: design and construction of BELBIC. Section 5: optimal design of AMLI-BELBIC based DVR using MOBA, Section 6: FRT capability of DFIG under different disturbances, Section 7: conclusion.

2. Doubly Fed Induction Generator


The single line diagram of under-study power system with presence of suggested DVR is given in Fig. 1(a). This power system has been constructed by 10 MVA DFIG-farm that is transferring the power to the infinite bus via step-up transformers and transmission lines. AMLI-BELBIC based DVR is indwelt in series of transmission line aimed to augment the FRT capability of DFIG via retrieving the affected voltage at DFIG junction bus into pre-fault state.

2.1. Fault Ride Through capability of DFIG

FRT is nowadays turned to be as the most outstanding issue related to the Renewable Energy Generation especially DFIG. FRT characteristic is prescribed by ascending or plunging the voltage at Point of Common Coupling (PCC) throughout fault incident then accordingly followed by a ramping down or up to the nominal level of voltage. Fig. 1(b) presents the common FRT grid codes (Lima et al., 2010). Considering the over and beneath the high and low voltage ride through border line, DFIG must be left out from the network via circuit breakers after authorized time of fault clearance.



(a)



(b)

Fig. 1. (a) Single line diagram of power system, (b) different Fault Ride Through requirements of grid codes.

2.2. Mathematical model of DFIG

The pertinent relationships of the stator's voltages based on synchronous reference frame are explained as follows (Pena, 1996).

$$v_{ds} = R_s i_{ds} + \frac{d\lambda_{ds}}{dt} - \omega_e \lambda_{qs} \quad (1)$$

$$v_{qs} = R_s i_{qs} + \frac{d\lambda_{qs}}{dt} + \omega_e \lambda_{ds} \quad (2)$$

Also, relationships of the rotor's voltages based on synchronous reference are presented as follows:

$$v_{dr} = R_r i_{dr} + \frac{d\lambda_{dr}}{dt} - (\omega_e - \omega_r) \lambda_{qr} \quad (3)$$

$$v_{qr} = R_r i_{qr} + \frac{d\lambda_{qr}}{dt} + (\omega_e - \omega_r) \lambda_{dr} \quad (4)$$

where, λ_{dqr} and λ_{dqs} indicate d - q flux linkages of rotor and stator, respectively. v_{dqr} and v_{dqs} indicate d - q voltages of rotor and stator, respectively. i_{dqr} and i_{dqs} indicate d - q currents of rotor and stator,

respectively. Also, ω_e indicate the electrical angular speed. The stator's fluxes in d - q frame can be presented as follows:

$$\lambda_{ds} = L_s i_{ds} + L_m i_{dr} \quad (5)$$

$$\lambda_{qs} = L_s i_{qs} + L_m i_{qr} \quad (6)$$

Also, the rotor's fluxes in d - q frame can be given by:

$$\lambda_{dr} = L_r i_{dr} + L_m i_{ds} \quad (7)$$

$$\lambda_{qr} = L_r i_{qr} + L_m i_{qs} \quad (8)$$

where, leakage inductance of rotor and stator are respectively represented by L_{lr} and L_{ls} , and also the resistances of rotor and stator are respectively represented R_r and R_s .

The active and reactive powers of stator are given by:

$$P_s = \frac{3 \cdot (v_{ds} \cdot i_{ds} + v_{qs} \cdot i_{qs})}{2} = \frac{-3 (L_m \cdot L_s^{-1} \cdot v_{qs} \cdot i_{qr})}{2} \quad (9)$$

$$Q_s = \frac{3 (v_{qs} \cdot i_{ds} - v_{ds} \cdot i_{qs})}{2} = \frac{3 (L_m \cdot L_s^{-1} \cdot v_{qs} \cdot (i_{ms} - i_{dr}))}{2} \quad (10)$$

The q - d axis rotor current has controlled the active and reactive power of stator. Wind turbine has actually harvested a part of wind energy that it should be converted in the mechanical power (Betz, 1967; Hossain et al., 2010):

$$P_t = P_v C_p(\lambda, \beta_p) = 1/2 \pi \rho R^2 C_p(\lambda, \beta_p) v^3 \tag{11}$$

$$C_p(\lambda, \beta_p) = c_1 \left(\frac{c_2}{\lambda} - c_3 \beta_p - c_4 \right) e^{-\frac{c_5}{\lambda}} + c_6 \lambda \tag{12}$$

3. Design and comparison of suggested asymmetrical MLI topology

By definition, the quality of provided voltage by AMLI is closely related to its created levels. A staircase sinusoidal voltage with high levels defines great voltage quality i.e., low THD. At best, it is required that number of switches to be increased that accordingly cost-price of inverter will be growth. In this paper, a novel AMLI is proposed which creates high-level staircase sinusoidal voltage with consideration of low switch number as compared to other popular and innovative AMLI structures. Overall structure of Suggested AMLI is presented in Fig. 2. As to Fig. 2, the suggested AMLI is configured based on Level Creator and H-bridge inverter that the values of DC sources have followed up special exponential form to create positive levels, then, the zero and negative levels have been created by H-bridge inverter.

In order to representing the working of suggested AMLI as to Fig. 2, the positions of all DC sources and switches have been defined by the subscripts and superscripts. Depending on the number of sub-MLIs i.e., DC sources and switches aimed to create required levels (e.g. 55 levels) marking of this subscripts and superscripts are easily figured out. In other words, subscribes' marks in each sub-MLI are determined based on number of DC sources in each sub-MLI, and also superscripts' marks are defined based on number of sub-MLIs.

However, the total number of utilized components in AMLI can be presented as follows:

$$N_{\text{Switch}} = n \cdot (k + 1) + 4 \tag{13}$$

$$N_{\text{DC,source}} = n \tag{14}$$

$$N_{\text{Capacitor}} = k \cdot n \tag{15}$$

Where, N_{switch} and $N_{\text{DC,source}}$ respectively indicate total number of switches and DC sources. Also, n and k are respectively number of sub-MLIs and DC sources in each sub-MLI.

3.1. Operation of suggested AMLI

As stated by number of switches, the value of DC sources along with the relevant switching strategy the staircase sinusoidal voltage with required levels will be obtained. For better demonstrating the operation of suggested AMLI, definition of the of DC sources values and accordingly creating levels have been explained in detail as follows:

For sub-multilevel-1:

$$V_1 = V_{\text{base}} = k(k + 1)^0 V_{\text{DC}} \tag{16}$$

For example, if number of sub-multilevel inverters is considered to be two units, then V_2^1 will be 1.

For sub-multilevel-2:

$$V_2 = k(k + 1)^1 \cdot V_{\text{DC}} \tag{17}$$

Table 1

Different switching statuses of suggested AMLI with respect to $k = 2$ and $n = 3$.

ON switches	V_{out}	ON switches	V_{out}
$S_1^1, S_1^2, S_1^3, H_1, H_2$	1	$S_1^1, S_1^2, S_1^3, H_3, H_4$	-1
$S_2^1, S_1^2, S_1^3, H_1, H_2$	2	$S_2^1, S_1^2, S_1^3, H_3, H_4$	-2
$S_3^1, S_1^2, S_1^3, H_1, H_2$	3	$S_3^1, S_1^2, S_1^3, H_3, H_4$	-3
$S_1^1, S_2^2, S_1^3, H_1, H_2$	4	$S_1^1, S_2^2, S_1^3, H_3, H_4$	-4
⋮			
$S_1^1, S_2^2, S_2^3, H_1, H_2$	13	$S_1^1, S_2^2, S_2^3, H_3, H_4$	-13
⋮			
$S_2^1, S_3^2, S_3^3, H_1, H_2$	26	$S_2^1, S_3^2, S_3^3, H_3, H_4$	-26
$S_3^1, S_3^2, S_3^3, H_1, H_2$	27	$S_3^1, S_3^2, S_3^3, H_3, H_4$	-27
H_1, H_3	0 ⁺	H_2, H_4	0 ⁻

For another example, if three sub-multilevel inverters to be taken into account, taken V_2^2 will be 9.

For sub-multilevel- i :

$$V_i = k \cdot (k + 1)^{(i-1)} \cdot V_{\text{DC}} \tag{18}$$

This exponential trend will be in the same way. As a consequence, maximum value of DC source will be:

$$V_n = k \cdot (k + 1)^{(n-1)} \cdot V_{\text{DC}} \tag{19}$$

General Structure of Suggested Inverter:

When output voltage of sub-multilevel inverters to be summed, maximum value of output voltage will be:

$$V_{o,\text{max}} = \sum_{i=1}^n V_{\text{in,sub-multilevel},i} = \sum_{i=1}^n (k \cdot (k + 1)^{(i-1)} + 1) \cdot V_{\text{DC}} \tag{20}$$

Using H-bridge inverter, number of voltage levels can be presented as follows:

$$M_{\text{Level}} = (2 \cdot V_{o,\text{max}}) \cdot V_{\text{DC}}^{-1} + 1 \tag{21}$$

However, the number of output voltage level is attained by:

$$M_{\text{Level}} = 2(k + 1)^n + 1 \tag{22}$$

To verify and validate the working of this AMLI, its simplest model i.e., $n = 3$ and $k = 2$ is considered, however, 55-level ($2 * [2 + 1]^3 + 1 = 55$) multilevel inverter is attained. Fig. 3(a-d) shows the output voltage of each sub-AMLI accompanying overall output voltage of AMLI. Meanwhile, different switching statuses related to providing staircase sinusoidal voltage by the AMLI are tabulated in Table 1.

3.2. Comparison of suggested AMLI with other popular and innovative asymmetrical topologies

To verify and validate the performance of the suggested AMLI, it has been compared with other popular and innovative asymmetrical topologies in terms of the number of voltage levels versus the number of utilized switches. In this regard, the most popular and innovative asymmetrical MLIs are considered as criteria to make a comparison with this structure. So, the relationships between number of utilized switches in the binary AMLI, trinary AMLI and innovative AMLI in: Babaei et al. (2014), Banaei et al. (2014), Farakhor et al. (2015) and Babaei et al. (2015) in terms of their created levels can be respectively presented as follows:

$$N_{\text{Switch,binary}} = 4 \frac{\text{Ln}(M_{\text{Level}} + 1)}{\text{Ln}2} - 4 \tag{23}$$




Fig. 2. Suggested asymmetrical multilevel inverter topology.

$$N_{\text{Switch, trinary}} = 4 \frac{\text{Ln}(M_{\text{Level}})}{\text{Ln}3} \quad (24)$$

$$N_{\text{Switch, ref[37]}} = 4 \frac{\text{Ln}(M_{\text{Level}} + 1) - \text{Ln}2}{\text{Ln}3} + 4 \quad (25)$$

$$N_{\text{Switch, ref[38]}} = 2 \frac{\text{Ln}(M_{\text{Level}} + 1)}{\text{Ln}2} + 2 \quad (26)$$

$$N_{\text{Switch, [39]}} = 6 \frac{\text{Ln}(M_{\text{Level}})}{\text{Ln}5} \quad (27)$$

$$N_{\text{Switch, [40]}} = \left[\text{Ln}\left(\frac{M_{\text{Level}} + 1}{2}\right) \times \frac{3n - 1}{\text{Ln}(n + 1)} \right] + 4 \quad (28)$$

As for Fig. 4, it can be certainly expressed that suggested AMLI creates high-level staircase sinusoidal voltage considering low number of switches as compared to the popular and innovative AMLIs.

4. Structure of BELBIC

BELBIC is based on the computational structure of the limbic system inspired by brain's emotional mechanism. It has imitated thalamus, amygdala, orbitofrontal cortex, sensory input cortex, and also further organs of brain which are responsible for the emotion procedure (Soreshjani et al., 2015b). BELBIC is constructed from two general divisions: regarding to the amygdala and orbitofrontal cortex. The amygdala's inputs are attained by the thalamus and cortical regions, as the orbital's inputs are attained by the cortical regions. Also, the system attains reinforcing (REW) signal. One A node exists for each stimulus S and one O node exists for each stimulant. Also, one output node exists in the same for the model output (MO). As the presented BELBIC structure in Fig. 5(a), MO node can be achieved by subtracting the outputs of A nodes and inhibitory outputs of O nodes i.e.,:

$$MO = \sum_i A_i - \sum_i O_i \quad (29)$$

Conversely, the inputs of Amygdala and Orbitofrontal Cortex do not project to the thalamic input. Eq. (30) states that emotional

learning process has principally carried out in the Amygdala region:

$$\Delta G_{A_i} = \lambda \cdot \left(S_i \cdot \max \left(\left\langle \text{REW} - \sum_i A_i \right\rangle, 0 \right) \right) \quad (30)$$

The learning principles related to the Orbitofrontal Cortex can be presented as follow:

$$\Delta G_{O_i} = \mu \cdot S_i \cdot R_o \quad (31)$$

where,

$$R_o = \begin{cases} \max \left(\left\langle \sum_i A_i - \text{REW} \right\rangle, 0 \right) - \sum_i O_i & \forall \text{REW} \neq 0 \\ \max \left(\left\langle \sum_i A_i - \sum_i O_i \right\rangle, 0 \right) & \forall \text{REW} = 0 \end{cases} \quad (32)$$

It is obvious that the orbitofrontal learning principles is same to the Amygdala principles. The orbitofrontal connection weight is just difference, which can increase or decrease as required to follow the essential inhibition. The following equations compute the nodes' values:

$$A_i = S_i \cdot G_{A_i} \quad (33)$$

$$O_i = S_i \cdot G_{O_i} \quad (34)$$

This system operates based on two levels: the amygdala portion learns to forecast and respond the designated reinforcer. Orbitofrontal system follows the discrepancies among the base system's forecasts and the definite designated reinforcer and learns for inhibition of the system output in accordance with the discrepancy. REW with respect to its entrance signals can be taken an objective function validation that is to say the reward and penalization have been utilized based on the previously determined objective function.

$$\text{REW} = f_{\text{REW}}(e, y, S_i) S_i \cdot G_{O_i} \quad (35)$$

Likewise, the outputs of power plant and controller should be considered as the sensory inputs:

$$S_i = f_S(e, u, r, y) \quad (36)$$




Fig. 3. (a) Output voltage of first sub-level creator, (b) output voltage of second sub-level creator, (c), (b) output voltage of third sub-level creator, (d), (b) output voltage of level creator, (e) output voltage of overall AMLI considering $k = 2$ and $n = 3$.

According to the aforementioned equations, sensory input and reward signal can be an optional function of r , u , e , and y . The construction of control system based on BELBIC is presented in Fig. 5(b). The relevant equations related to the reward signal and sensory input blocks can be presented as follows:

$$REW = (K_p + K_i \cdot S^{-1} + K_d \cdot S) \cdot e \quad (37)$$

$$S = K_s \cdot e \quad (38)$$

Apart from effectual performance of BELBIC, its pertinent parameters must be optimally tuned so that the performance of

this controller to be more increased. In this regard, this paper introduces the MOBA to optimally tune the BELBIC parameters. This algorithm will be explained in subsequent sections.

5. Design and construction of AMLI-BELBIC based DVR

5.1. Fault detection and compensation by DVR

Whenever a balanced or unbalanced voltage sag/swell or such-like occurs, the line's voltage is straightly measured and then transformed into d - q components based on Park and Clark transformations. Owing to probability of any fault occurrence in power




Fig. 4. Number of voltage levels versus number of switches in suggested inverter and other popular and innovative inverters.




Fig. 5. (a) BELBIC structure, (b) BELBIC control system.

system, it must be taken three-phase input voltages of the PLL are unbalanced and harmonically contorted, i.e.:

$$V_{L,fa}(t) = \sum_{n=1}^{+\infty} (V_n^+ \cdot \cos(n\omega t + \theta_n^+) + V_n^- \cdot \cos(n\omega t + \theta_n^-)) \quad (39)$$

$$V_{L,fb}(t) = \sum_{n=1}^{+\infty} (V_n^+ \cdot \cos(n\omega t + \theta_n^+ - 2\pi/3) + V_n^- \cdot \cos(n\omega t + \theta_n^- - 2\pi/3)) \quad (40)$$

$$V_{L,fc}(t) = \sum_{n=1}^{+\infty} (V_n^+ \cdot \cos(n\omega t + \theta_n^+ + 2\pi/3) + V_n^- \cdot \cos(n\omega t + \theta_n^- + 2\pi/3)) \quad (41)$$

θ_n^+/θ_n^- and V_n^+/V_n^- represent the phase and magnitude of the n th positive and negative sequence of the disturbed voltages. $V_{L,fa}$, $V_{L,fb}$ and $V_{L,fc}$ are the sensed three-phase voltage at PCC or load position in the times of fault occurrence. The abc voltage is converted into the $\alpha\beta$ voltages using Clark transformation:

$$\begin{bmatrix} v_\alpha(t) \\ v_\beta(t) \end{bmatrix} = [T_{\alpha\beta}] \begin{bmatrix} V_{L,fa}(t) \\ V_{L,fb}(t) \\ V_{L,fc}(t) \end{bmatrix} = \begin{bmatrix} v_\alpha^+(t) \\ v_\beta^+(t) \end{bmatrix} + \begin{bmatrix} v_\alpha^-(t) \\ v_\beta^-(t) \end{bmatrix} \quad (42)$$

where,

$$[T_{\alpha\beta}] = 2/3 \begin{bmatrix} 1 & -1/2 & -1/2 \\ 0 & \sqrt{3}/2 & -\sqrt{3}/2 \end{bmatrix} \quad (43)$$

$$\begin{bmatrix} v_\alpha^+(t) \\ v_\beta^+(t) \end{bmatrix} = \begin{bmatrix} \sum_{n=1}^{+\infty} V_n^+ \cdot \cos(n\omega t + \theta_n^+) \\ \sum_{n=1}^{+\infty} V_n^+ \cdot \sin(n\omega t + \theta_n^+) \end{bmatrix} \quad (44)$$

$$\begin{bmatrix} v_\alpha^-(t) \\ v_\beta^-(t) \end{bmatrix} = \begin{bmatrix} \sum_{n=1}^{+\infty} V_n^- \cdot \cos(n\omega t + \theta_n^-) \\ -\sum_{n=1}^{+\infty} V_n^- \cdot \sin(n\omega t + \theta_n^-) \end{bmatrix} \quad (45)$$

Also, based on Park transformation $\alpha\beta$ voltages turned into $d-q$ voltages:

$$\begin{bmatrix} v_d(t) \\ v_q(t) \end{bmatrix} = [T_{dq}] \cdot \begin{bmatrix} v_\alpha(t) \\ v_\beta(t) \end{bmatrix} = \begin{bmatrix} v_d^+(t) \\ v_q^+(t) \end{bmatrix} + \begin{bmatrix} v_d^-(t) \\ v_q^-(t) \end{bmatrix} \quad (46)$$

where,

$$[T_{dq}] = \begin{bmatrix} \cos(\theta) & \sin(\theta) \\ -\sin(\theta) & \cos(\theta) \end{bmatrix}, \quad \theta = \omega t + \theta_1^+ \quad (47)$$

$$\begin{bmatrix} v_d^+(t) \\ v_q^+(t) \end{bmatrix} = \begin{bmatrix} \sum_{n=1}^{+\infty} V_n^+ \cdot \cos[(n-1)\omega t + \theta_n^+ - \theta_1^+] \\ \sum_{n=1}^{+\infty} V_n^+ \cdot \sin[(n-1)\omega t + \theta_n^+ - \theta_1^+] \end{bmatrix} \quad (48)$$

$$\begin{bmatrix} v_d^-(t) \\ v_q^-(t) \end{bmatrix} = \begin{bmatrix} \sum_{n=1}^{+\infty} V_n^- \cdot \cos[(n+1)\omega t + \theta_n^- + \theta_1^+] \\ -\sum_{n=1}^{+\infty} V_n^- \cdot \sin[(n+1)\omega t + \theta_n^- + \theta_1^+] \end{bmatrix} \quad (49)$$

But then, the measured faulty voltage can be presented as follows:

$$\begin{bmatrix} v_d(t) \\ v_q(t) \end{bmatrix} \cong \overbrace{\begin{bmatrix} \bar{v}_d \\ \bar{v}_q \end{bmatrix}}^{DC \text{ part}} + \overbrace{\begin{bmatrix} \tilde{v}_d(t) \\ \tilde{v}_q(t) \end{bmatrix}}^{\text{Distortion part}} \quad (50)$$

$$\bar{v}_d = v_{d,1}^+ \approx V_1^+ \quad (51)$$

$$\bar{v}_q = v_{q,1}^+ \approx 0 \quad (52)$$

$$\begin{aligned} \tilde{v}_d(t) = & \sum_{n=2}^{+\infty} V_n^+ \cdot \cos[(n-1)\omega t + \theta_n^+ - \theta_1^+] \\ & + \sum_{n=1}^{+\infty} V_n^- \cdot \cos[(n+1)\omega t + \theta_n^- + \theta_1^+] \end{aligned} \quad (53)$$

$$\begin{aligned} \tilde{v}_q(t) = & \sum_{n=2}^{+\infty} V_n^+ \cdot \sin[(n-1)\omega t + \theta_n^+ - \theta_1^+] \\ & + \sum_{n=1}^{+\infty} V_n^- \cdot \sin[(n+1)\omega t + \theta_n^- + \theta_1^+] \end{aligned} \quad (54)$$

The faulty line voltage apart from type of contorted voltage has been heretofore figured out. From then, the required compensation voltage of DVR is calculated by:

$$e_{d,DVR}(t) = v_{d,p}(t) - v_d(t) \quad (55)$$

$$e_{q,DVR}(t) = v_{q,p}(t) - v_q(t) \quad (56)$$

Where, $V_{d,p}(t)$ and $V_{q,p}(t)$ are respectively the d - q voltages at pre-fault condition. As mentioned in previous section, the BELBIC-MOBA is here introduced to create accurate d - q reference signals of DVR. Furthermore, the results of BELBIC-MOBA have been thoroughly compared with PID-MOBA so that its performance to be more appeared, i.e.:

$$\begin{aligned} e_{d,DVR}^*(t) = & K_{Pd} \cdot e_{d,DVR}(t) \\ & + K_{Id} \cdot \int_0^t e_{d,DVR}(t) \cdot dt + K_{Dd} \cdot d/dt e_{d,DVR}(t) \end{aligned} \quad (57)$$

$$\begin{aligned} e_{q,DVR}^*(t) = & K_{Pq} \cdot e_{q,DVR}(t) + K_{Iq} \cdot \int_0^t e_{q,DVR}(t) \cdot dt \\ & + K_{Dq} \cdot d/dt e_{q,DVR}(t) \end{aligned} \quad (58)$$

The $\alpha\beta$ reference signals can be calculated based on Park's inverse transformation voltages:

$$\begin{bmatrix} e_{\alpha,DVR}^*(t) \\ e_{\beta,DVR}^*(t) \end{bmatrix} = [T_{dq}]^{-1} \begin{bmatrix} e_{d,DVR}^*(t) \\ e_{q,DVR}^*(t) \end{bmatrix} \quad (59)$$

The required three-phase reference signals based Park's inverse transformation can be calculated by:

$$\begin{bmatrix} e_{a,DVR}^*(t) \\ e_{b,DVR}^*(t) \\ e_{c,DVR}^*(t) \end{bmatrix} = [T_{\alpha\beta}]^{-1} \begin{bmatrix} e_{\alpha,DVR}^*(t) \\ e_{\beta,DVR}^*(t) \end{bmatrix} \quad (60)$$

The magnitude and phase angle of injected three-phase voltage by DVR is followed up as follows:

$$V_{DVR} = \sqrt{V_{Lp}^2 + V_{Lf}^2 - 2 \cdot V_{Lp} \cdot V_{Lf} \cdot \cos(\delta_{jump})} \quad (61)$$

$$\theta_{DVR} = \tan^{-1} \left(\frac{V_{Lp} \cdot \sin(\delta_{jump})}{V_{Lp} \cdot \cos(\delta_{jump}) - V_{Lf}} \right) \quad (62)$$

Where, V_{Lf} , V_{Lp} and δ_{jump} are respectively voltage after fault, voltage before fault and voltage's jumped phase due to fault occurrence.

5.2. Modulation to generate quasi-sinusoidal voltage by 55-level AMLI

There are some popular PWM approaches to perform modulation on MLI: IPD-PWM, POD-PWM, APOD-PWM, ST-PWM and

PSC-PWM (Muthuselvi and Antony Samson, 2016). Among the Carrier Disposition PWM approaches; APOD-PWM introduces better performance as compared to others. In this paper, APOD-PWM strategy is used to generate the required pulses for 55-level AMLI switches' gates.

5.3. Multi-objective bees algorithm

This algorithm firstly developed by Prof. Duc Truong Pham and his college team at Cardiff University, that accordingly it has been implemented to solve the single objective problems (Pham et al., 2006). An upgraded version of BA has been constructed so that many non-dominated solutions to be identified. The multi objective problem is more unfathomable as compared to the single objective problem. These objectives interplay leads to an efficacious solutions set recognized as Pareto optimal solutions that create an optional determinative with more flexibility to extract a relevant alternative. The pseudo code of the BA in its basilar configuration for multi-objective optimization problems is presented in Fig. 6(a). Also, the mechanism of non-dominated MOBA approach is presented in Fig. 6(b).

The problem solution is mathematically introduced by:

$$f(X) = [f_1(X), f_2(X), \dots, f_k(X)] \quad (63)$$

Subject to:

$$g_i(x) \leq 0; i = 1, 2, \dots, m \quad (64)$$

$$h_j(x) \leq 0; j = 1, 2, \dots, p \quad (65)$$

where $X = [X_1, X_2, \dots, X_n]^T$ Which is decision variables' vector, f_i , $i = 1, 2, \dots, k$ indicate the cost functions and g_i, h_j , $i = 1, 2, \dots, m, j = 1, 2, \dots, p$ indicate the problem's limitations.

For more perception of the Pareto approach, some determinations are presented as follows:

Determination 1. Crate two vectors $X, Y \in \mathfrak{N}^n$, is referred to $X \leq Y$ if $x_i \leq y_i$ for $i = 1, 2, \dots, k$, and that X dominates Y (pointed to by $X \prec Y$) if $X \leq Y$ and $X \neq Y$.

Determination 2. Expressed that a vector resolution variables $X \in \chi \subset \mathfrak{N}^n$ is non-dominated according to χ , provided no $X' \in \chi$ to the extent that $f(X') \prec f(X)$.

Determination 3. Expressed that a vector of resolution variables is Pareto optimal provided to be non-dominated according to F .

Determination 4. The Pareto Optimal Set P^* is defined as follows:

$$P^* = \{X \in F | X \text{ is Pareto optimal}\} \quad (66)$$

Determination 5. The Pareto Front PF^* is defined as follows:

$$PF^* = \{f(X) \in \mathfrak{N}^k | X \in P^*\} \quad (67)$$


Following adaptation procedure, parent and offspring will be merged to construct the population R_t (Chakraborty et al. 2009):

$$R_t = P_t \cup Q_t \text{ that } size(R_t) = 2N_p \quad (68)$$


A spectator bee deals with the nectar information through the recruited bees and engages a nectar sources according to the related probability with nectar source that can be presented as follows:

$$p_i = D_i / N_p \quad (69)$$

where, D_i is the solution number dominated by i solution. Here, spectator bee creates an adaptation on the position i.e., solution



(a)



(b)

Fig. 6. (a) Pseudo code of the non-dominated MOBA, (b) mechanism of non-dominated MOBA approach.

in its mind and controls the nectar value of the nominated source i.e., solution:

$$X'_i = (x_{i0}, x_{i1}, x_{i2}, \dots, x_{i(j-1)}, x'_{ij}, x_{i(j+1)}, \dots, x_{i(D-1)}) \quad (70)$$

The value of x'_{ij} in X'_i solution can be also calculated by:

$$x'_{ij} = x_{ij} + u(x_{ij} - x_{kj}) \quad j \in [0, D - 1], \\ k \in [0, N_p - 1], k \neq i, u \in [-1, 1]$$

5.4. Multi-objective problem formulation

Due to multi-objective nature of the problem resulted in momentousness of voltage quality; it is impressive that appropriate objective function to be formulated. In this regard, to augment the quality of injected voltage by *AMLI-BELBIC based DVR* two prominent issues are presented as follows:

$$\text{Minimize } F_1 = \int_{t=0}^{t=t_{sim}} (\Delta e_{d,DVR}(t)) .t .dt \quad (71)$$

$$\text{Minimize } F_2 = \int_{t=0}^{t=t_{sim}} (\Delta e_{q,DVR}(t)) .t .dt \quad (72)$$

6. Results and discussions

To verify and validate the performance of suggested DVR in order to augment the FRT capability of DFIG, different types of balanced and unbalanced voltage sags and swells occur in the power system. As mentioned before, the multi-objective optimization problem is performed both the *BELBIC* and *PID*. Optimal parameters of both the controllers are presented in [Tables 2 and 3](#). Moreover, [Fig. 7](#) portrays the Pareto front resulted from MOBA.

6.1. Deep, ramp, shallow and unbalanced voltage sags

To enhance the FRT capability of DFIG, *AMLI-BELBIC based DVR* has been accurately and thoroughly assessed under different kinds of voltage sags. So, it is considered that the power system to be seriously affected by a 100% voltage sag at $t = 0.05$ s that is cleared 100 ms later, then the disturbed voltage has gradually gone to the 80% original voltage and persists for 100 ms. Then, an unbalanced voltage sag happens at $t = 0.35$ s with 100 ms duration that is cleared after 100 ms, and subsequently the PCC voltage returns into its nominal condition. Therefore, the disturbance is at once detected to indwell the suggested DVR aimed for injection of the




Fig. 7. Pareto optimization front resulted from MOBA.

Table 2

Optimal BELBIC parameters of AMLI-BELBIC based DVR.

K_{Pd}	K_{Id}	K_{Dd}	K_{Sd}	λ_d	μ_d	K_{Pq}	K_{Iq}	K_{Dq}	K_{Sq}	λ_q	μ_q
23.025	4.703	1.191	19.46	0.003	0.007	14.901	3.046	1.38	13.38	0.002	0.005




Fig. 8. (a) Active power of DFIG (c) Stator current of DFIG (d) DC-link voltage of DFIG.

required three-phase voltage so that the voltage at PCC to be retrieved into the pre-disturbance status. However, the simulation results are presented in Fig. 8(a–c). These figures have essentially proved that the suggested DVR has significantly enhanced the FRT

capability of DFIG. Furthermore, the simulation results for AMLI based DVR based on PID-MOBA and BELBIC-MOBA are respectively presented in Fig. 9(a–d) and Fig. 10(a–d) that they have definitely confirmed the effectiveness of AMLI-BELBIC based DVR to accurately




Fig. 9. (a) Disturbed network voltage, (b) injected voltage by AMLI-PID based DVR, (c) stator voltage of DFIG with AMLI-PID based DVR, (d) FFT of compensated voltage by AMLI-PID based DVR.

compensate different voltage sags i.e., augment both power quality and FRT capability of DFIG.

6.2. Severe, ramp, slight and unbanned voltage swells

Voltage swell is often occurred due to the sudden throwing off the several inductive loads or energizing a great capacitor bank. Depending on the amount of these inductive loads, severe or slight voltage swell may be revealed. It is worth mentioning that, DVR is the main responsible for compensating this most likely incident.

In this regard, different types of voltage swells are here considered so that the performance of *AMLI-BELBIC based DVR* to enhance the FRT capability of DFIG to be evaluated. Hence, the power system is seriously affected by a 100% voltage swell at $t = 0.05$ s that is cleared 100 ms later, subsequently the disturbed voltage has gradually gone to the 120% original voltage and persists for 100 ms. Then, an unbalanced voltage swell happens at $t = 0.35$ s with 100 ms duration that is cleared after 100 ms, and afterward the PCC voltage returns into its nominal state. As soon as detecting the disturbance, the suggested DVR injects the required three-phase




Fig. 10. (a) Disturbed network voltage, (b) injected voltage by AMLI-BELBIC based DVR, (c) stator voltage of DFIG with AMLI-BELBIC based DVR, (d) FFT of compensated voltage by AMLI-BELBIC based DVR.

voltage so that the PCC voltage to be brought back into the pre-disturbance state. As expected and according to the simulation results presented in Fig. 11(a–d) and Fig. 12(a–d), the performance of AMLI-BELBIC based DVR has certainly validated to accurately compensate different voltage swells i.e., augment both power quality and FRT capability of DFIG.

7. Conclusion

In this paper, a new AMLI structure based on upside-down form of DC sources is primarily introduced so that high level

Table 3
Optimal PID parameters of AMLI PID based DVR.

K_{Pd}	K_{Id}	K_{Dd}	K_{Pq}	K_{Iq}	K_{Dq}
26.44	3.98	1.29	20.67	2.36	1.19

staircase sinusoidal voltage with respect to low switch number to be created. Effectual performance of suggested AMLI has been compared with other popular and innovative asymmetrical struc-




Fig. 11. (a) Disturbed network voltage, (b) injected voltage by AMLI-PID based DVR, (c) stator voltage of DFIG with AMLI-PID based DVR, (d) FFT of compensated voltage by AMLI-PID based DVR.

tures in terms of the number of created levels versus the number of utilized switches. The suggested AMLI is indwelt in the DVR to compensate different severe/slight balanced/unbalanced voltage sags and swells with the aim of augmentation of DFIG's FRT capability. To better regulate the references signals of *AMLI-BELBIC based DVR*, BELBIC controller is settled in DVR's system control. Likewise, in view of the multi-objective nature of the problem, MOBA is employed to optimally tune the parameters of both the

BELBIC and PID controllers so that the power quality problem to be more assessed. On the whole, the relevant analytical studies along with the simulation results have essentially certified the performance of suggested AMLI as compared to other popular and innovative AMLIs. Also, *AMLI-BELBIC based DVR* has accordingly compensated different severe/slight balanced/unbalanced voltage sags and swells so that DFIG can follow its normal operation.




Fig. 12. (a) Disturbed network voltage, (b) Injected voltage by AMLI-BELBIC based DVR, (c) stator voltage of DFIG with AMLI-BELBIC based DVR, (d) FFT of compensated voltage by AMLI-BELBIC based DVR.

References

- Adam, G.P., Alajmi, B.N., Ahmed, K.H., Finney, S.J., Williams, B.W., 2011. New flying capacitor multilevel converter. In: IEEE International Symposium on Industrial Electronics, ISIE, pp. 335–339.
- Babaei, E., Hosseini, S.H., Gharehpetian, G.B., TarafdarHaque, M., Sabahi, M., 2007. Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology. *Electr. Power Syst. Res.* 77 (8), 1073–1085.
- Babaei, E., Kangarlu, M.F., Sabahi, M., 2014. Extended multilevel converters: an attempt to reduce the number of independent DC voltage sources in cascaded multilevel converters. *IET Power Electron.* 7 (1), 157–166.

- Babaei, E., Sheermohammadzadeh, S., Sabahi, M., 2015. A new cascaded multilevel inverter with series and parallel connection ability of DC voltage sources. *Turk. J. Electr. Eng. Comput. Sci.* 23 (1), 85–102.
- Banaei, M.R., Oskuee, J.M.R., Khounjahan, H., 2014. Reconfiguration of semi-cascaded multilevel inverter to improve systems performance parameters. *IET Power Electron.* 7 (5), 1106–1112.
- Banaei, M.R., Salary, E., 2011a. Analysis of a generalized symmetrical multilevel inverter. *J. Circuits Syst. Comput.* 20 (2), 1–13.
- Banaei, M.R., Salary, E., 2011b. Verification of new family for cascade multilevel inverters with reduction of components. *J. Electr. Eng. Technol.* 6 (2), 245–254.

- Barakati, S., Baghli, L., Berkouk, E.M., Boucherit, M.S., 2008. Harmonic elimination in diode-clamped multilevel inverter using evolutionary algorithms. *Electr. Power Syst. Res.* 78 (10), 1736–1746.
- Bez, 1967. Introduction to the theory of flow machines. *J. Appl. Math. Mech.* 47 (2), 140–141.
- Bijami, E., Jadidoleslam, M., Ebrahimi, A., Farsangi, M.M., Lee, K.Y., 2011. Power system stabilization using brain emotional learning based intelligent controller. In: *IEEE Power and Energy Society General Meeting*, pp. 24–29.
- Chakraborty, J., Konar, A., Nagar, A., Das, S., 2009. Rotation and translation selective Pareto optimal solution to the box-pushing problem by the mobile robots using NSGA-II. In: *IEEE Congress In: Evolutionary Computation*.
- Du, Z., Tolbert, L.M., Ozpineci, B., Chiasson, J.N., 2009. Fundamental frequency switching strategies of a seven-level hybrid cascaded H-bridge multilevel inverter. *IEEE Trans. Power Electron.* 24 (1), 25–33.
- Farakhor, A., Ahrabi, R.R., Ardi, H., Ravadanegh, S.N., 2015. Symmetric and asymmetric transformer based cascaded multilevel inverter with minimum number of components. *IET Power Electron.* 8 (6), 1052–1060.
- Franquelo, L.G., Rodriguez, J., Leon, J.I., Kouro, S., Portillo, R., Prats, M.A.M., 2008. The age of multilevel converters arrives. *IEEE Ind. Electron.* 2 (2), 28–39.
- Hossain, M.J., Pota, H.R., Ugrinovskii, V.A., Ramos, R.A., 2010. Simultaneous STATCOM and pitch angle control for improved LVRT capability of fixed-speed wind turbines. *IEEE Trans. Sustain. Energy* 1 (3), 142–151.
- Ibrahim, O., Nguyen, T.H., Lee, D.-C., Kim, S.-C., 2011. A fault ride-through technique of DFIG wind turbine systems using dynamic voltage restorers. *IEEE Trans. Energy Convers.* 26 (3), 871–882.
- Khalghani, M.R., Khooban, M.H., Mahboubi-Moghaddam, E., Vafamand, N., Goodarzi, M., 2016. A self-tuning load frequency control strategy for micro-grids: human brain emotional learning. *Int. J. Electr. Power Energy Syst.* 75, 311–319.
- Khuntia, S.R., Panda, S., 2013. ANFIS approach for SSSC controller design for the improvement of transient stability performance. *Math. Comput. Modelling* 57 (2), 289–300.
- Lima, F.K.A., Luna, A., Rodriguez, P., Watanabe, E.H., Blaabjerg, F., 2010. Rotor voltage dynamics in the doubly fed induction generator during grid faults. *IEEE Trans. Power Electron.* 25 (1), 118–113.
- Liu, C., Cai, G., Yang, D., 2016. Design nonlinear robust damping controller for static synchronous series compensator based on objective holographic feedback- H_{∞} . *Adv. Mech. Eng.* 8 (6), 1–11.
- Liu, M., Hong, F., Wang, C., 2013. A novel flying-capacitor dual buck three-level inverter. In: *Annual IEEE Applied Power Electronics Conference and Exposition*, pp. 502–506.
- Lund, H., Munster, E., 2006. Integrated energy systems and local energy markets. *Energy Policy* 34 (5), 1152–1160.
- Meynard, T.A., Foch, H., Forest, F., 2002. Multi-cell converters: derived topologies. *IEEE Trans. Ind. Electron.* 49 (5), 978–987.
- Muller, S., Deicke, M., De Doncker, R.W., 2002. Doubly fed induction generator systems for wind turbines. *IEEE Ind. Appl.* 8 (3), 26–33.
- Muthuselvi, M., Antony Samson, K., 2016. Design and analysis of PEM fuel cell with multilevel inverter using multicarrier PWM techniques artificial intelligence and evolutionary. *Comput. Eng. Syst.* 394, 1239–1252.
- Mwasilu, F., Justo, J.J., Ro, K.S., Jung, J.W., 2012. Improvement of dynamic performance of doubly fed induction generator-based wind turbine power system under an unbalanced grid voltage condition. *IET Renew. Power Gener.* 6 (6), 424–434.
- Nabae, Takahashi, I., Agaki, H., 1981. A new neutral-point-clamped PWM inverter. *IEEE Trans. Ind. Appl.* IA 17 (5), 518–523.
- Pannell, G., Atkinson, D.J., Zahawi, B., 2010. Minimum-threshold crowbar for a fault-ride-through grid-code-compliant DFIG wind turbine. *IEEE Trans. Energy Convers.* 25 (3), 750–759.
- Pena, R., 1996. Doubly-fed induction generator using back-to-back PWM converter and its application to variable-speed wind-energy generation. *IEE Proc. B* 143 (3), 231–241.
- Pham, D.T., Ghanbarzadeh, A., Koc, E., Otri, S., Rahim, S., Zaidi, M., 2006. The bees algorithm, A novel tool for complex optimisation problems. In: *Proc 2nd Int Virtual Conf on Intelligent Production Machines and Systems*. Elsevier, Oxford, pp. 454–459.
- Rodriguez, J., Bernet, S., Wu, B., Pontt, J.O., Kouro, S., 2007. Multilevel voltage-source-converter topologies for industrial medium-voltage drives. *IEEE Trans. Ind. Electron.* 54 (6), 2930–2945.
- Rodriguez, J., Lai, J.S., Peng, F.Z., 2002. Multilevel inverters: a survey of topologies, controls, and applications. *IEEE Trans. Ind. Electron.* 49 (4), 724–738.
- Sadeghieha, A., Sazgar, H., Goodarzi, K., Lucas, C., 2012. Identification and real-time position control of a servo-hydraulic rotary actuator by means of a neuro biologically motivated algorithm. *ISA Trans.* 51 (1), 208–219.
- Sano, K., Fujita, H., 2008. Voltage-balancing circuit based on a resonant switched-capacitor converter for multilevel inverters. *IEEE Trans. Ind. Appl.* 44 (6), 1768–1776.
- Song, S.G., Kang, F.S., Park, S.J., 2009. Cascaded multilevel inverter employing three-phase transformers and single dc input. *IEEE Trans. Ind. Electron.* 56 (6), 2005–2014.
- Soreshjani, M.H., Markadeh, G.A., Daryabeigi, E., Abjadi, N.R., Kargar, A., 2015a. Application of brain emotional learning- based intelligent controller to power flow control with thyristor controlled series capacitance. *IET Gener. Transm. Distrib.* 9 (14), 1964–1976.
- Soreshjani, M.H., Markadeh, G.A., Daryabeigi, E., Abjadi, N.R., Kargar, A., 2015b. Application of brain emotional learning- based intelligent controller to power flow control with thyristor-controlled series capacitance. *IET Gener. Transm. Distrib.* 9 (14), 1964–1976.
- Tazil, M., Kumar, V., Bansal, R.C., Kong, S., Dong, Z.Y., Freitas, W., 2010. Three-phase doubly fed induction generators: an overview. *IET Electr. Power Appl.* 4 (2), 75–89.
- Truong, D.N., Ngo, V.T., 2015. Designed damping controller for SSSC to improve stability of a hybrid offshore wind farms considering time delay. *Internat. J. Electr. Power Energy Syst.* 65 (2), 425–431.
- Vidal, J., Abad, G., Arza, J., Aurtenechea, S., 2013. Single-phase dc crowbar topologies for low voltage ride through fulfillment of high-power doubly fed induction generator-based wind turbines. *IEEE Trans. Energy Convers.* 28 (3), 768–781.
- Wessels, C., Gebhardt, F., Wilhelm Fuchs, F., 2011. Fault ride-through of a DFIG wind turbine using a dynamic voltage restorer during symmetrical and asymmetrical grid faults. *IEEE Trans. Power Electron.* 26 (3), 807–815.
- Yongdong, L., Jianye, R., Yue, G., 2010. A novel diode clamped five-level inverter topology with the inner loop DC-bus clamped. *Trans. China Electro Tech. Soc.* 25 (11), 100–106.
- Zeng, Z., Yang, H., Zhao, R., Cheng, C., 2013. Topologies and control strategies of multi-functional grid-connected inverters for power quality enhancement: a comprehensive review. *Renew. Sustain. Energy Rev.* 24 (3), 223–270.
- Zhong, Z., Geng, Y., Hua, G., 2012. Short circuit current analysis of DFIG-type WG with crowbar protection under grid faults. In: *2012 IEEE International Symposium on Industrial Electronics, ISIE*, pp. 1072–1079.